

WHAT IS CLAIMED IS:

- 1           1.     An integrated circuit comprising:
  - 2                   (a)     a P-channel transistor composed of a first group of sections;
  - 3                   (b)     an N-channel transistor composed of a second group of sections; and
  - 4                   (c)     the sections of the first group being alternately located with respect to the  
5 sections of the second group so as to form a generally checkerboard pattern in a first  
6 interdigitated output stage area of the integrated circuit including the P-channel transistor and the  
7 N-channel transistor wherein a higher amount of heat normally generated in the N-channel  
8 transistor is dissipated over the entire interdigitated output stage area to reduce peak temperatures  
9 in the N-channel transistor.
- 1           2.     The integrated circuit of claim 1 including a fully differential amplifier including a  
2 first differential input stage including a first interdigitated output stage including the P-channel  
3 transistor and the N-channel transistor, and also including a second differential input stage  
4 including a second interdigitated output stage substantially similar to the first interdigitated  
5 output stage.

1                   3.     An integrated circuit comprising:

2                   (a)     a P-channel transistor composed of a first group of sections, each section  
3     of the first group including a source region, a drain region, and a gate;

4                   (b)     a plurality of N-type well regions in which the sections of the first group  
5     are respectively disposed, the source regions in the first group all being electrically connected  
6     together, the drain regions in the first group all being electrically connected together, and the  
7     gates in the first group all being electrically connected together;

8                   (c)     an N-channel transistor composed of a second group of sections, each  
9     section of the second group including a source region, a drain region, and a gate;

10                  (d)     a plurality of P-type well regions in which the sections of the second group  
11     are respectively disposed, the source regions in the second group all being electrically connected  
12     together, the drain regions in the second group all being electrically connected together, and the  
13     gates in the second group all being electrically connected together; and

14                  (e)     the sections of the first group being alternately located with respect to the  
15     sections of the second group so as to form a generally checkerboard pattern in an interdigitated  
16     output stage area of the integrated circuit including the P-channel transistor and the N-channel  
17     transistor wherein a higher amount of heat normally generated in the N-channel transistor is

18       dissipated over the entire interdigitated output stage area to reduce peak temperatures in the N-  
19       channel transistor.

1           4.       The integrated circuit of claim 3 including a fully differential amplifier including a  
2       first differential input stage including a first interdigitated output stage including the P-channel  
3       transistor and the N-channel transistor, and also including a second differential input stage  
4       including a second interdigitated output stage substantially similar to the first interdigitated  
5       output stage.

1           5.       The integrated circuit of claim 3 wherein the sections of the first group and the  
2       sections of the second group are arranged in a generally checkerboard pattern.

1           6.       The integrated circuit of claim 5 wherein the sections of the first group and the  
2       sections of the second group are disposed in a generally rectangular surface area of the integrated  
3       circuit including a complementary output stage that includes the P-channel transistor and the N-  
4       channel transistor.

1           7.       The integrated circuit of claim 5 wherein the sections of the first group and the  
2 sections of the second group are disposed in a generally rectangular surface area of integrated  
3 circuit including an H-bridge circuit, wherein the P-channel transistor and the N-channel  
4 transistor are transistors that are simultaneously in an on condition during normal operation of  
5 the H-bridge circuit.

1           8.       The integrated circuit of claim 3 wherein the safe current-conducting capabilities  
2 of the P-channel transistor and the N-channel transistor are approximately equal.

1           9.       The integrated circuit of claim 5 including a temperature-sensing transistor of a  
2 thermal shut-down circuit located within a hot spot region in which the highest temperatures  
3 would be most likely to occur during operation of the integrated circuit.

1           10.      The integrated circuit of claim 9 wherein the temperature-sensing transistor is part  
2 of a shut-down circuit included in the integrated circuit and configured to turn off the P-channel  
3 transistor and the N-channel transistor for at least a predetermined amount of time if the  
4 temperature within the hot spot region increases to a predetermined level that activates the shut-  
5 down circuit.

1            11.     The integrated circuit of claim 10 wherein the predetermined level is greater than  
2     approximately 150 degrees centigrade.

1            12.     The integrated circuit of claim 3 wherein the number of sections of the first group  
2     is equal to the number of sections of the second group.

1            13.     The integrated circuit of claim 3 where the sections of the first group and the  
2     sections of the second group are generally rectangular.

1            14.     The integrated circuit of claim 3 wherein the generally checkerboard pattern in the  
2     interdigitated output stage area is generally square.

1            15.     The integrated circuit of claim 3 including a plurality of P-type moat regions  
2     surrounding the plurality of N-type well regions, respectively, and a plurality of N-type moat  
3     regions surrounding the plurality of P-type well regions, respectively.

1           16.    The integrated circuit of claim 4 wherein the first differential input stage includes  
2    a first input coupled to receive a first input signal, a second input coupled by a first conductor to  
3    a first terminal of a first resistor and to a first terminal of a second resistor, and an output coupled  
4    to a second terminal of the first resistor, and wherein the second differential input stage includes  
5    a first input coupled to receive a second input signal, a second input coupled by a second  
6    conductor to a first terminal of a third resistor and to a second terminal of the second resistor, and  
7    an output coupled to a second terminal of the third resistor.

1           17.    A method of reducing peak hot spot temperatures in an integrated circuit  
2    comprising:

3                   (a)    segmenting a P-channel transistor into a first group of sections;

4                   (b)    segmenting an N-channel transistor into a second group of sections; and

5                   (c)    alternately locating the sections of the first group with respect to the  
6    sections of the second group so as to form a generally checkerboard pattern in an interdigitated  
7    output stage area of the integrated circuit including the P-channel transistor and the N-channel  
8    transistor wherein a higher amount of heat normally generated in the N-channel transistor is  
9    dissipated over the entire interdigitated output stage area to reduce peak temperatures in the N-  
10   channel transistor.

1           18.     The method of claim 17 including arranging the sections of the first group and the  
2 sections of the second group in a generally checkerboard pattern.

1           19.     The method of claim 18 including arranging the sections of the first group and the  
2 sections of the second group in a generally rectangular surface area of the integrated circuit  
3 including a complementary output stage that includes the P-channel transistor and the N-channel  
4 transistor.

1           20.     The method of claim 19 including arranging the sections of the first group and the  
2 sections of the second group in a generally rectangular surface area of integrated circuit including  
3 an H-bridge circuit, wherein the P-channel transistor and the N-channel transistor are transistors  
4 that are simultaneously in an on condition during normal operation of the H-bridge circuit.

1           21.     The method of claim 20 including configuring the P-channel transistor and the N-  
2 channel transistor so that their safe current-carrying capabilities are approximately equal.

1           22.     The method of claim 17 including providing a temperature-sensing transistor of a  
2     thermal shut-down circuit located within a hot spot region in which the approximately the highest  
3     temperatures would be most likely to occur during operation of the integrated circuit.

1           23.     The method of claim 22 including operating a thermal shut-down circuit to turn  
2     off the P-channel transistor and the N-channel transistor for at least a predetermined amount of  
3     time if the temperature within the hot spot region increases to a predetermined level that activates  
4     the shut-down circuit.

1           24.     The method of claim 23 wherein the predetermined level is greater than  
2     approximately 150 degrees centigrade.

1           25.     The method of claim 17 including providing an equal number of sections of the  
2     first and second groups.



1           26.    An integrated circuit comprising:

2                   (a)    means for segmenting a P-channel transistor into a first group of sections;

3                   (b)    means for segmenting an N-channel transistor into a second group of  
4   sections; and

5                   (c)    means for alternately locating the sections of the first group with respect to  
6   the sections of the second group so as to form a generally checkerboard pattern in an  
7   interdigitated output stage area of the integrated circuit including the P-channel transistor and the  
8   N-channel transistor wherein a higher amount of heat normally generated in the N-channel  
9   transistor is dissipated over the entire interdigitated output stage area to reduce peak temperatures  
10   in the N-channel transistor.

1           27.    The integrated circuit of claim 26 including temperature-sensing means of a  
2   thermal shut-down circuit located within a hot spot region in which the approximately the highest  
3   temperatures would be most likely to occur during operation of the integrated circuit.

1           28.    The integrated circuit of claim 27 wherein the temperature-sensing means is part  
2   of a shut-down circuit included in the integrated circuit and configured to turn off the P-channel  
3   transistor and the N-channel transistor for at least a predetermined amount of time if the  
4   temperature within the hot spot region increases to a predetermined level that activates the shut-  
5   down circuit.

1           29.    A method of reducing harmonic distortion in an integrated circuit comprising:

2                   (a)    segmenting a P-channel transistor into a first group of sections;

3                   (b)    segmenting an N-channel transistor into a second group of sections; and

4                   (c)    alternately locating the sections of the first group with respect to the  
5   sections of the second group so as to form a generally checkerboard pattern in an interdigitated  
6   output stage area of the integrated circuit including the P-channel transistor and the N-channel  
7   transistor wherein heat generated in the N-channel transistor and the P-channel transistor is  
8   dissipated over the entire interdigitated output stage area so as to reduce peak temperatures and  
9   so as to produce a uniform temperature profile across the integrated circuit.